Crossbar resistive memory with 1S1R structure is attractive for low-cost and high-density nonvolatile memory application. As technology scales down to single-nm regime, the increasing resistivity of wordline/bitline becomes a limiting factor to device reliability. This paper presents write/read communication channels while considering the line resistance and device variabilities by statistically relating the degraded write/read margins and the channel parameters. Binary asymmetric channel (BAC) models are proposed for the write/read operations and array capacity results are presented. Simulations based on these models suggest bit-error rate of devices are highly non-uniform across the array. These models provide quantitative tools for evaluating the trade-offs between memory reliability and device parameters, such as array size, technology nodes, and aspect ratio, and also for designing coding theoretical solutions for crossbar memory.
I. INTRODUCTION
The crossbar resistive memory, whereby bistable memristors are placed at the crosspoint of wordlines and bitlines, is one promising candidate for the next generation nonvolatile memory due to its inherent 4F 2 device density and its simple crossbar structure [1] . Meanwhile, as technology scales down to single-digit-nm, the simultaneously scaled wordline/bitline resistance becomes more a limiting factor to device reliability and hence memory scalability [2] .
Many literatures have shown that even moderate line resistance significantly degrades the reliability of the write and read operation. The degradation of the read and write margins due to high line resistance for the wort-case memory cell, i.e., the cell that is furthest from the source and ground, are studied in [2] , [3] , [4] . The adverse effect of the line resistance on the read and write margins for cells across the memory array are studied in [5] , [6] by solving system of Kirchhoff's current law (KCL) equations. While most of the studies focused on the degradation of the write/read margin, it remains unclear how the degraded write/read margin affects the system level reliability metric, e.g., the bit-error rate (BER). Therefore, a study on the write and read channel models while considering the high line resistance could be beneficial for system engineers and ECC designers when designing next generation storage systems.
Moreover, all the aforementioned studies on the write/read margin assumes deterministic High Resistance State (HRS) and Low Resistance State (LRS) for the memory device whereas the HRS and LRS are nondeterministic in nature [7] , [8] . A study on the write/read channel models, which is done probabilistically, allows us to take the resistance variability of LRS and HRS into consideration.
It is demonstrated in [5] that, when considering the line resistance, the write margins are nonuniform across the array. This memory specific non-uniformity can be leveraged to design better ECC for memory. In [9] , the authors designed a non-stationary polar code targeting non-uniform BER by characterizing this non-uniformity empirically. In [10] , the authors propose to use ECC targeting the typical BER instead of the worst-case BER to improve system performance. A theoretical characterization of the non-uniform channel properties also provide quantitative tools for more ECC works in a similar direction.
We enlist our main contributions of this work:
• Binary Asymmetric Channel models for writing to and reading from memory devices in crossbar memory, parameterized by device parameters, array size, wordline/bitline resistance and device location. • The incorporation of non-deterministic HRS and LRS in the reliability analysis. • Capacity results for crossbar resistive memory while considering the high line resistance. The content of this paper is organized as follows. Section II provides background on crossbar resistive memory and the read/write operation. The circuit models and the variabilities we studied are also discussed in Section II. Section III presents the channel characterization for the write operation. Section IV presents the channel characterization for the read operation. The write and read channels are combined in Section V. Capacity results for both a single cell and the entire array based on the concatenated channel are also presented in Section V. We simulate arrays with various parameters and present the results in Section VI. We conclude and discuss future research in Section VII.
II. PRELIMINARY

A. 1S1R Crossbar memory Background and Model
In crossbar resistive memory array, the logical state 0 or 1 is represented by the HRS or LRS of a memory cell, respectively. For bipolar memristor, the state of a cell is switched from LRS to HRS (Reset Operation) or from HRS to LRS (Set Operation) by applying a positive or negative voltage across the memory cell, receptively. For the write operation, we consider the V/2 write scheme as it is usually more energy-efficient than the V/3 write scheme [3] . In particular, when writing to a selected cell, the wordline and bitline of the selected cell are biased at the write voltage (V w_set or V w_reset ) and 0, respectively, while arXiv:1912.02963v1 [eess.SY] 6 Dec 2019 other wordlines and bitlines are biased at V w /2 to prevent unintentional write, as shown in Fig. 1 . For the read operation, we consider the current-mode sensing scheme as it is reported to have a smaller latency compared with the voltage-mode sensing scheme [3] . When reading a selected cell, a read voltage (V r ) is applied on its wordline and all other wordlines and bitlines are grounded. The current through this cell is sensed by the sensing amplifier located at the end of its bit line and is then used to determine the state of the selected cell, as shown in Fig. 2 . In this paper, we focused on crossbar resistive memory with the widely used 1 selector 1 resistor (1S1R) structure, where highly nonlinear selectors are connected in series with the memristors to prevent write and read disturbs. For both write and read operations, when the voltage across a selector is close to the applied voltage (V w or V r ), we say this selector is fully selected and we assume it has resistance r sf ; when the voltage across a selector is close to 0, we say this selector is un-selected and we assume it has resistance r su . For the write operation, since other cells on the wordline and bitline of the selected cell have voltage close to V w /2 across them, we say the selectors for those cells are half-selected and we assume they have resistance r sh .
B. Memristor Variability and Model
In this paper, we consider two variabilities of memristor, the non-deterministic write operation and the non-deterministic resistance value for each resistance state. It is widely observed that the switching operations of memristor are stochastic and follow log-normal switching time distributions, where their parameters depend on the applied voltages [11] , [12] . Our models for the switching time distributions are adopted from [11] and more details are provided when we talk about write channel in Section III.
Previous works on the degradation of read and write margins due to high line resistance assume deterministic resistance states, e.g., HRS resistance is 10000Ω and LRS resistance is 100Ω. Meanwhile, due to both device to device variation and cycle to cycle variation, the resistance of each states are highly non-deterministic [7] , [8] . To incorporate this variability into our reliability analysis, we use random variables to represent the resistance of the memory cells. We assume they are i.i.d. and their conditional distributions, conditioned on the their states, follow log-normal distributions. For example, let i.i.d. Bernoulli(q) random variable S ij denote the state of cell (i, j), S ij = 1 for LRS and S ij = 0 for HRS. Let R ij be the associated random variable denoting the resistance of cell (i, j). Then our models assume:
III. WRITE CHANNEL
We denote the state we want to write to cell (i, j) by X ij and the state actually written by Y ij . The writing operation is also affected by the previous state of cell (i, j). We let this to be S * ij and the associated resistance value to be R * ij . We assume that when the previous state is the same as state we want to write, the write operation is always successful, i.e.,
When the previous state is not the same as state we want to write, a sufficient write voltage and a sufficient write time is required to change the state of the cell. Due to high line resistances, the effective write voltage on a cell could be much smaller than the desired write voltage, i.e., the write margin is decreased. We denote the effective write voltage on a cell (i, j) to beṼ w (r * ij , i, j) where r * ij is a realization of R * ij . With similar method described in [5] ,Ṽ w (r * ij , i, j) can be obtained by solving system of KCL equations using the circuit model described in II.A. We map the degraded write margin to the decreased write reliability by considering the log-normal switching time distribution. With fixed switching time t set and t reset , the log-normal switching time distribution leads to the following:
and
where Q(·) is the Q-function, i.e., Q(
reset are the median of the set and reset switching time. Note that in the above equations, to be consistent with the existing literatures [11] , [12] , we use the median parameterization of the log-normal distribution. As reported in the literature, the medians of the switching time (τ (ij) set and τ (ij) reset in µs) are exponentially dependent on the effective write voltage. We therefore parameterize the medians as following: (2) and marginalizing over the conditionally lognormally distributed random variable R * ij , we get:
Putting (3) and (4) together with the prior symbol probability 
and p
Here and elsewhere, we use superscript (ij) to highlight that the channel parameters are dependent on the cell location (i, j).
IV. READ CHANNEL
When reading from the cell (i.j), we consider the currentmode sensing scheme and a fixed threshold detector. Let I (ij) r be the current sensed by the sensing amplifier, which can be calculated by solving system of KCL equations. I (ij) r is hence dependent on the cell location, the resistance of the selected cell, and the resistances of unselected cells. Let Z ij be the detected state of the selected cell and I th be the threshold current, the threshold detector is as follows:
With the threshold detector above, the decision error probabilities are:
This leads to the binary asymmetric channel, depicted in Fig.  4 , for the read operation with p 
A. Closed form Expression with Ideal Selectors
Since the sensed current need to be obtained by solving system of equations, equation (8) and (9) do not give a closed form expression for the channel parameters. Meanwhile, if we consider ideal selectors, i.e., selectors with r sf = 0 and r sh = r su = ∞, closed form expression can be derived.
With ideal selectors, the part of the circuit connected to halfselected and un-selected selectors can be neglected, resulting in a simplified circuit with just the selected cell and its wordline/bitline. With this simpled circuit, I (ij) r is a function of the random variable R ij , which represents the resistance of the selected cell. We have:
Plugging (10) into (8) and (9) , and using the assumption that R ij is conditionally (on Y ij ) log-normally distributed, we obtained the following closed form expression for p 3 and p 4 :
Define R th = Vr I th , from equation (11) and (12), we observe that R th is the effective decision threshold between the HRS and LRS distribution in resistance domain, when there are no line resistance, i.e., r w = r b = 0. We can therefore interpret the adverse effect of line resistances during read operation as follows: the effective read threshold in resistance domain is shifted to the left by the total accumulated line resistance. This shift results in a higher bit-error rate if R th is set to be the optimal decision threshold without considering the line resistance.
V. CASCADED CHANNEL AND CHANNEL CAPACITY
Combining the results of the previous two sections, we results in a cascaded channel for a single memory cell. The cascaded channel is a binary symmetric channel and it is depicted in Fig. 5 with p In general, the capacity of this cascaded channel for cell (i, j) is as follows:
where h(·) is the binary entropy function, i.e., h(x) = −x log 2 (x) − (1 − x) log 2 (1 − x). Because p (ij) 1 and p (ij) 2 is dependent on q, the closed form capacity result for a standard BAC does not hold. This capacity can be solved with numerical method such as the Blahut-Arimoto algorithm.
With r sh >> µ H and r su >> µ H , the channel parameters for different cells in an array are independent, i.e., Z ij (s) are independent. The capacity of the memory array readily follows:
where X mn = X 11 , · · · , X mn and Z mn = Z 11 , · · · , Z mn . The third equality follows directly from the independence between Z ij (s) and the independence between X ij (s).
VI. SIMULATIONS RESULTS
Based on our models presented in the previous sections, we simulate multiple arrays to explore how memory parameters affects the memory reliability metrics, such as the bit-error rate (BER) and the averaged capacity. Since this work is mainly focused on the adverse effect of line resistance, we only vary the array size, aspect ratio and line resistance in our simulations. Other memory parameters are kept the same and summarized in Table I . The parameters chosen in this table by no means represent any real memory device. Instead, the parameters are chosen to represent a moderate reliability level, with a BER on the level of 10 −3 in the best case scenario. In Fig. 6 , we first present the BER of each cell in a 1024 × 1024 array to illustrate the spacial variation of reliability due to the line resistance. According to [2] , the chosen 10Ω line resistance corresponds to the resistance per junction of Cu wire with 20nm technology nodes. With this moderate line resistance, we observe an order of magnitude BER difference between the best-case cell, located closest to Next, in Fig. 7 , we present the averaged capacity per cell for arrays with various size and line resistances, with aspect ratio fixed to be 1. We observe that a larger line resistance, which corresponds to a smaller technology node, deteriorates the averaged capacity almost linearly. This trade-of thus must be taken into consideration when scaling the memory, as it is shown in [2] that the line resistance scales exponentially with respect to the technology node. Also note that when the cumulated line resistance of the worst case cell gets close to the effective resistance threshold, i.e., when nr w +mr b is close to R th , the averaged capacity deteriorates faster, as from (12), when nr w + mr b > R th , reading from LRS cell successfully is impossible. This explains the rapid dropping at the end of the curve in Fig. 7 (a) for the 384×384 array. From Fig. 7 (b) , we notice that the averaged capacity also deteriorates almost linearly with respect to the array size. This effect is thus a limiting factor for the realization of a large memory array.
We further investigate how aspect ratio affects the averaged capacity by simulating arrays of the same number cells but different aspect ratio. In Table II , with a total of 16384 cells, the square array (aspect ratio = 1) has the largest averaged capacity and the 4 × 4096 array, which has the largest aspect ratio, has the lowest averaged capacity. Intuitively, this can be explained by a larger possible cumulative line resistance nr w + mr b in array with larger aspect ratio. This observation presents a trade-off between the sometimes desired high aspect ratio and a high averaged capacity for memory designers.
VII. CONCLUSION AND FUTURE WORKS
In this paper, we proposed the read and write channel model for the 1S1R crossbar resistive memory while considering the nondeterministic nature of the memory device. Future researches are in the direction of leveraging the channel information to improve memory reliability. These researches include system level approaches such as finding the optimal read threshold and coding theoretic approaches such as designing LDPC codes with unequal error correction capability.
